

## **REMARKS**


These remarks are in response to the to the Official Action mailed on May 5, 2003. The Office Action allowed claims 35 and 38-40, objected to claim 36, and rejected claims 45-51 under 35 U.S.C. 112, second paragraph, but indicated that they would be allowable if rewritten to over the rejection.

Claims 36 and 45 have been amended to conform to the comments of the Office Action and should now be allowable. The Applicants thank the Examiner for noting the inconsistencies in language. Similarly, claims 46 and 47 have had their language altered in order to make their meaning more transparent and are also now believed allowable.

Concerning the Office Action's paragraph 6 on page 3, it is unclear what is meant by the comments with respect to 37 CFR 1.606.

Reconsideration of the Office Action's rejection of claims 36 and 45-51, and a prompt declaration of their allowability is respectfully requested.

Respectfully submitted,



Michael G. Cleveland  
Reg. No. 46,030

Parsons Hsue & de Runtz LLP  
655 Montgomery Street, Suite 1800  
San Francisco, CA 94111  
(415) 318-1160  
(415) 693-0194 (Fax)

## APPENDIX

### Pending claims

35. A memory device comprising:  
a plurality of memory cells, each of which is readable by application of a read voltage; and

means for determining a likelihood that the memory device has a degraded state by applying each of a plurality of read voltages to a terminal of a first cell of the plurality of memory cells to generate a plurality of read results.

36.(Amended) The memory device of claim 35, wherein a group of the plurality of memory cells are arranged in a row that includes the first cell, the memory device further comprising means for rewriting a previously stored value into each of the group of memory cells when the means for determining determines that the first cell has a degraded state.

(Claim 37 has been cancelled.)

38. The memory device of claim 35, wherein:  
a group of the plurality of memory cells are arranged in a row that includes the first cell; and  
the means for determining includes means for determining the likelihood by applying each of the plurality of read voltages when a write is performed on the group of memory cells.

39. The memory device of claim 35, wherein:  
a group of the plurality of memory cells are arranged in a row that includes the first cell; and  
the means for determining includes means for determining the likelihood by applying each of the plurality of read voltages when a read is performed on the group of memory cells.

40. The memory device of claim 35, wherein the terminal of the first cell is a control gate terminal of the first cell.

(Claims 41-44 have been cancelled.)

45.(Amended) A method of operating a memory device having a plurality of memory cells, comprising:

generating a first read voltage;

applying said first read voltage to a terminal of a first cell of the plurality of memory cells;

generating a first read result in response to said applying said first read voltage;

generating a second read voltage;

applying said second read voltage to said terminal of said first cell;

generating a second read result in response to said applying said second read voltage; and

determining from said first and second read results whether data storage of the memory device is deteriorated.

46.(Amended) The method of claim 45, further comprising:

rewriting the data content stored in said plurality of memory cells in response to determining from said first and second read results that the data storage of the memory device is deteriorated.

47.(Amended) The method of claim 46, wherein the data content rewritten into said plurality of memory cells in said rewriting are determined based on error correction code (ECC).

48. The method of claim 45, wherein said method is part of a programming process.

49. The method of claim 45, wherein said method is part of a reading process.

50. The method of claim 45, wherein said memory cells are multi-state memory cells.

51. The method of claim 45, wherein said memory cells are floating gate transistors and said terminal is a control gate.